head	1.1;
branch	1.1.1;
access;
symbols
	netbsd-11-0-RC4:1.1.1.2
	netbsd-11-0-RC3:1.1.1.2
	netbsd-11-0-RC2:1.1.1.2
	netbsd-11-0-RC1:1.1.1.2
	perseant-exfatfs-base-20250801:1.1.1.2
	netbsd-11:1.1.1.2.0.18
	netbsd-11-base:1.1.1.2
	netbsd-10-1-RELEASE:1.1.1.2
	perseant-exfatfs-base-20240630:1.1.1.2
	perseant-exfatfs:1.1.1.2.0.16
	perseant-exfatfs-base:1.1.1.2
	netbsd-8-3-RELEASE:1.1.1.1
	netbsd-9-4-RELEASE:1.1.1.2
	netbsd-10-0-RELEASE:1.1.1.2
	netbsd-10-0-RC6:1.1.1.2
	netbsd-10-0-RC5:1.1.1.2
	netbsd-10-0-RC4:1.1.1.2
	netbsd-10-0-RC3:1.1.1.2
	netbsd-10-0-RC2:1.1.1.2
	netbsd-10-0-RC1:1.1.1.2
	netbsd-10:1.1.1.2.0.14
	netbsd-10-base:1.1.1.2
	netbsd-9-3-RELEASE:1.1.1.2
	gmp-6-2-1:1.1.1.2
	cjep_sun2x-base1:1.1.1.2
	cjep_sun2x:1.1.1.2.0.12
	cjep_sun2x-base:1.1.1.2
	cjep_staticlib_x-base1:1.1.1.2
	netbsd-9-2-RELEASE:1.1.1.2
	cjep_staticlib_x:1.1.1.2.0.10
	cjep_staticlib_x-base:1.1.1.2
	netbsd-9-1-RELEASE:1.1.1.2
	gmp-6-2-0:1.1.1.2
	phil-wifi-20200421:1.1.1.2
	phil-wifi-20200411:1.1.1.2
	is-mlppp:1.1.1.2.0.8
	is-mlppp-base:1.1.1.2
	phil-wifi-20200406:1.1.1.2
	netbsd-8-2-RELEASE:1.1.1.1
	netbsd-9-0-RELEASE:1.1.1.2
	netbsd-9-0-RC2:1.1.1.2
	netbsd-9-0-RC1:1.1.1.2
	phil-wifi-20191119:1.1.1.2
	netbsd-9:1.1.1.2.0.6
	netbsd-9-base:1.1.1.2
	phil-wifi-20190609:1.1.1.2
	netbsd-8-1-RELEASE:1.1.1.1
	netbsd-8-1-RC1:1.1.1.1
	pgoyette-compat-merge-20190127:1.1.1.2
	pgoyette-compat-20190127:1.1.1.2
	pgoyette-compat-20190118:1.1.1.2
	pgoyette-compat-1226:1.1.1.2
	pgoyette-compat-1126:1.1.1.2
	pgoyette-compat-1020:1.1.1.2
	pgoyette-compat-0930:1.1.1.2
	pgoyette-compat-0906:1.1.1.2
	netbsd-7-2-RELEASE:1.1.1.1
	pgoyette-compat-0728:1.1.1.2
	netbsd-8-0-RELEASE:1.1.1.1
	phil-wifi:1.1.1.2.0.4
	phil-wifi-base:1.1.1.2
	pgoyette-compat-0625:1.1.1.2
	netbsd-8-0-RC2:1.1.1.1
	pgoyette-compat-0521:1.1.1.2
	pgoyette-compat-0502:1.1.1.2
	pgoyette-compat-0422:1.1.1.2
	netbsd-8-0-RC1:1.1.1.1
	pgoyette-compat-0415:1.1.1.2
	pgoyette-compat-0407:1.1.1.2
	pgoyette-compat-0330:1.1.1.2
	pgoyette-compat-0322:1.1.1.2
	pgoyette-compat-0315:1.1.1.2
	netbsd-7-1-2-RELEASE:1.1.1.1
	pgoyette-compat:1.1.1.2.0.2
	pgoyette-compat-base:1.1.1.2
	netbsd-7-1-1-RELEASE:1.1.1.1
	matt-nb8-mediatek:1.1.1.1.0.26
	matt-nb8-mediatek-base:1.1.1.1
	gmp-6-1-2:1.1.1.2
	perseant-stdc-iso10646:1.1.1.1.0.24
	perseant-stdc-iso10646-base:1.1.1.1
	netbsd-8:1.1.1.1.0.22
	netbsd-8-base:1.1.1.1
	prg-localcount2-base3:1.1.1.1
	prg-localcount2-base2:1.1.1.1
	prg-localcount2-base1:1.1.1.1
	prg-localcount2:1.1.1.1.0.20
	prg-localcount2-base:1.1.1.1
	pgoyette-localcount-20170426:1.1.1.1
	bouyer-socketcan-base1:1.1.1.1
	pgoyette-localcount-20170320:1.1.1.1
	netbsd-7-1:1.1.1.1.0.18
	netbsd-7-1-RELEASE:1.1.1.1
	netbsd-7-1-RC2:1.1.1.1
	netbsd-7-nhusb-base-20170116:1.1.1.1
	bouyer-socketcan:1.1.1.1.0.16
	bouyer-socketcan-base:1.1.1.1
	pgoyette-localcount-20170107:1.1.1.1
	netbsd-7-1-RC1:1.1.1.1
	pgoyette-localcount-20161104:1.1.1.1
	netbsd-7-0-2-RELEASE:1.1.1.1
	localcount-20160914:1.1.1.1
	netbsd-7-nhusb:1.1.1.1.0.14
	netbsd-7-nhusb-base:1.1.1.1
	pgoyette-localcount-20160806:1.1.1.1
	pgoyette-localcount-20160726:1.1.1.1
	pgoyette-localcount:1.1.1.1.0.12
	pgoyette-localcount-base:1.1.1.1
	netbsd-7-0-1-RELEASE:1.1.1.1
	netbsd-7-0:1.1.1.1.0.10
	netbsd-7-0-RELEASE:1.1.1.1
	netbsd-7-0-RC3:1.1.1.1
	netbsd-7-0-RC2:1.1.1.1
	netbsd-7-0-RC1:1.1.1.1
	tls-maxphys-base:1.1.1.1
	tls-maxphys:1.1.1.1.0.8
	netbsd-7:1.1.1.1.0.6
	netbsd-7-base:1.1.1.1
	yamt-pagecache:1.1.1.1.0.4
	yamt-pagecache-base9:1.1.1.1
	tls-earlyentropy:1.1.1.1.0.2
	tls-earlyentropy-base:1.1.1.1
	riastradh-xf86-video-intel-2-7-1-pre-2-21-15:1.1.1.1
	riastradh-drm2-base3:1.1.1.1
	gmp-5-1-3:1.1.1.1
	gmp:1.1.1;
locks; strict;
comment	@;; @;


1.1
date	2013.11.29.07.49.48;	author mrg;	state Exp;
branches
	1.1.1.1;
next	;
commitid	L2Av4PuGmdoL39fx;

1.1.1.1
date	2013.11.29.07.49.48;	author mrg;	state Exp;
branches
	1.1.1.1.4.1
	1.1.1.1.8.1;
next	1.1.1.2;
commitid	L2Av4PuGmdoL39fx;

1.1.1.2
date	2017.08.22.09.40.48;	author mrg;	state Exp;
branches;
next	;
commitid	W5kmAIk8hwVpSb4A;

1.1.1.1.4.1
date	2013.11.29.07.49.48;	author yamt;	state dead;
branches;
next	1.1.1.1.4.2;
commitid	nx2BSsHy0NPeAxBx;

1.1.1.1.4.2
date	2014.05.22.14.09.00;	author yamt;	state Exp;
branches;
next	;
commitid	nx2BSsHy0NPeAxBx;

1.1.1.1.8.1
date	2013.11.29.07.49.48;	author tls;	state dead;
branches;
next	1.1.1.1.8.2;
commitid	jTnpym9Qu0o4R1Nx;

1.1.1.1.8.2
date	2014.08.19.23.59.49;	author tls;	state Exp;
branches;
next	;
commitid	jTnpym9Qu0o4R1Nx;


desc
@@


1.1
log
@Initial revision
@
text
@dnl  ARM mpn_mod_1s_2p

dnl  Contributed to the GNU project by Torbjorn Granlund.

dnl  Copyright 2012 Free Software Foundation, Inc.

dnl  This file is part of the GNU MP Library.

dnl  The GNU MP Library is free software; you can redistribute it and/or modify
dnl  it under the terms of the GNU Lesser General Public License as published
dnl  by the Free Software Foundation; either version 3 of the License, or (at
dnl  your option) any later version.

dnl  The GNU MP Library is distributed in the hope that it will be useful, but
dnl  WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
dnl  or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU Lesser General Public
dnl  License for more details.

dnl  You should have received a copy of the GNU Lesser General Public License
dnl  along with the GNU MP Library.  If not, see http://www.gnu.org/licenses/.

include(`../config.m4')

C	     cycles/limb
C StrongARM	 ?
C XScale	 ?
C Cortex-A8	 ?
C Cortex-A9	 4.25
C Cortex-A15	 3

define(`ap', `r0')
define(`n',  `r1')
define(`d',  `r2')
define(`cps',`r3')

ASM_START()
PROLOGUE(mpn_mod_1s_2p)
	push	{r4-r10}
	tst	n, #1
	add	r7, r3, #8
	ldmia	r7, {r7, r8, r12}	C load B1, B2, B3
	add	ap, ap, n, lsl #2	C put ap at operand end
	beq	L(evn)

L(odd):	subs	n, n, #1
	beq	L(1)
	ldmdb	ap!, {r4,r6,r9}
	mov	r10, #0
	umlal	r4, r10, r6, r7
	umlal	r4, r10, r9, r8
	b	L(com)

L(evn):	ldmdb	ap!, {r4,r10}
L(com):	subs	n, n, #2
	ble	L(end)
	ldmdb	ap!, {r5,r6}
	b	L(mid)

L(top):	mov	r9, #0
	umlal	r5, r9, r6, r7		C B1
	umlal	r5, r9, r4, r8		C B2
	ldmdb	ap!, {r4,r6}
	umlal	r5, r9, r10, r12	C B3
	ble	L(xit)
	mov	r10, #0
	umlal	r4, r10, r6, r7		C B1
	umlal	r4, r10, r5, r8		C B2
	ldmdb	ap!, {r5,r6}
	umlal	r4, r10, r9, r12	C B3
L(mid):	subs	n, n, #4
	bge	L(top)

	mov	r9, #0
	umlal	r5, r9, r6, r7		C B1
	umlal	r5, r9, r4, r8		C B2
	umlal	r5, r9, r10, r12	C B3
	mov	r4, r5

L(end):	movge	   r9, r10		C executed iff coming via xit
	ldr	r6, [r3, #4]		C cps[1] = cnt
	mov	r5, #0
	umlal	r4, r5, r9, r7
	mov	r7, r5, lsl r6
L(x):	rsb	r1, r6, #32
	orr	r8, r7, r4, lsr r1
	mov	r9, r4, lsl r6
	ldr	r5, [r3, #0]
	add	r0, r8, #1
	umull	r12, r1, r8, r5
	adds	r4, r12, r9
	adc	r1, r1, r0
	mul	r5, r2, r1
	sub	r9, r9, r5
	cmp	r9, r4
	addhi	r9, r9, r2
	cmp	r2, r9
	subls	r9, r9, r2
	mov	r0, r9, lsr r6
	pop	{r4-r10}
	bx	r14

L(xit):	mov	r10, #0
	umlal	r4, r10, r6, r7		C B1
	umlal	r4, r10, r5, r8		C B2
	umlal	r4, r10, r9, r12	C B3
	b	L(end)

L(1):	ldr	r6, [r3, #4]		C cps[1] = cnt
	ldr	r4, [ap, #-4]		C ap[0]
	mov	r7, #0
	b	L(x)
EPILOGUE()

PROLOGUE(mpn_mod_1s_2p_cps)
	push	{r4-r8, r14}
	clz	r4, r1
	mov	r5, r1, lsl r4		C b <<= cnt
	mov	r6, r0			C r6 = cps
	mov	r0, r5
	bl	mpn_invert_limb
	rsb	r3, r4, #32
	mov	r3, r0, lsr r3
	mov	r2, #1
	orr	r3, r3, r2, lsl r4
	rsb	r1, r5, #0
	mul	r2, r1, r3
	umull	r3, r12, r2, r0
	add	r12, r2, r12
	mvn	r12, r12
	mul	r1, r5, r12
	cmp	r1, r3
	addhi	r1, r1, r5
	umull	r12, r7, r1, r0
	add	r7, r1, r7
	mvn	r7, r7
	mul	r3, r5, r7
	cmp	r3, r12
	addhi	r3, r3, r5
	mov	r5, r2, lsr r4
	mov	r7, r1, lsr r4
	mov	r8, r3, lsr r4
	stmia	r6, {r0,r4,r5,r7,r8}	C fill cps
	pop	{r4-r8, pc}
EPILOGUE()
@


1.1.1.1
log
@initial import GMP 5.1.3 sources.  changes include:

fixes for:
- mpn_sbpi1_div_qr_sec and mpn_sbpi1_div_r_sec
- mpz_powm_ui
- AMD family 11h
- mpz_powm_sec and mpn_powm_sec
- ASSERT() fixes
- gcd, gcdext, and invert function fixes
- some PPC division operations
@
text
@@


1.1.1.2
log
@initial import of GMP 6.1.2.  main changes from 5.1.3 below.

notes:
 - support for thumb-less ARM chips was in our port of 5.1.3, but a
   similar method has been provided upstream now
 - someone should look at the AVX failure reports, and fix them

Changes between GMP version 6.1.0 and 6.1.1

  FEATURES
  * Work around faulty cpuid on some recent Intel chips (this allows GMP to run
    on Skylake Pentiums).
  * Support thumb-less ARM chips.

Changes between GMP version 6.0.* and 6.1.0

  BUGS FIXED
  * The public function mpn_com is now correctly declared in gmp.h.
  * Healed possible failures of mpn_sec_sqr for non-cryptographic sizes for
    some obsolete CPUs.
  * Various problems related to precision for mpf have been fixed.
  * Fixed ABI incompatible stack alignment in calls from assembly code.
  * Fixed PIC bug in popcount affecting Intel processors using the 32-bit ABI.
  SPEEDUPS
  * Speedup for Intel Broadwell and Skylake through assembly code making use of
    new ADX instructions.
  * Square root is now faster when the remainder is not needed. Also the speed
    to compute the k-th root improved, for small sizes.
  FEATURES
  * New C++ functions gcd and lcm for mpz_class.
  * New public mpn functions mpn_divexact_1, mpn_zero_p, and mpn_cnd_swap.
  * New public mpq_cmp_z function, to efficiently compare rationals with
    integers.
  * Support for more 32-bit arm processors.
  * Support for AVX-less modern x86 CPUs. (Such support might be missing either
    because the CPU vendor chose to disable AVX, or because the running kernel
    lacks AVX context switch support.)
  * Support for NetBSD under Xen; we switch off AVX unconditionally under
    NetBSD since a bug in NetBSD makes AVX fail under Xen.
  MISC
  * Tuned values for FFT multiplications are provided for larger number on
    many platforms.

Changes between GMP version 5.1.* and 6.0.0
  BUGS FIXED
  * The function mpz_invert now considers any number invertible in Z/1Z.
  * The mpn multiply code now handles operands of more than 2^31 limbs
    correctly.  (Note however that the mpz code is limited to 2^32 bits on
    32-bit hosts and 2^37 bits on 64-bit hosts.)
  SPEEDUPS
  * Plain division of large operands is faster and more monotonous in operand
    size.
  * Major speedup for ARM, in particular ARM Cortex-A15, thanks to improved
    assembly.
  * Speedup for Intel Sandy Bridge, Ivy Bridge, Haswell, thanks to rewritten
    and vastly expanded assembly support.  Speedup also for the older Core 2
    and Nehalem.
  * Faster mixed arithmetic between mpq_class and double.
  FEATURES
  * Support for new Intel and AMD CPUs.
  * New public functions mpn_sec_mul and mpn_sec_sqr, implementing side-channel
    silent multiplication and squaring.
  * New public functions mpn_sec_div_qr and mpn_sec_div_r, implementing
    side-channel silent division.
  * New public functions mpn_cnd_add_n and mpn_cnd_sub_n.  Side-channel silent
    conditional addition and subtraction.
  * New public function mpn_sec_powm, implementing side-channel silent modexp.
  * New public function mpn_sec_invert, implementing side-channel silent
    modular inversion.
  * Better support for applications which use the mpz_t type, but nevertheless
    need to call some of the lower-level mpn functions.  See the documentation
    for mpz_limbs_read and related functions.
@
text
@d3 1
a3 1
dnl  Contributed to the GNU project by Torbjörn Granlund.
d8 1
a8 1
dnl
d10 4
a13 14
dnl  it under the terms of either:
dnl
dnl    * the GNU Lesser General Public License as published by the Free
dnl      Software Foundation; either version 3 of the License, or (at your
dnl      option) any later version.
dnl
dnl  or
dnl
dnl    * the GNU General Public License as published by the Free Software
dnl      Foundation; either version 2 of the License, or (at your option) any
dnl      later version.
dnl
dnl  or both in parallel, as here.
dnl
d16 5
a20 6
dnl  or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
dnl  for more details.
dnl
dnl  You should have received copies of the GNU General Public License and the
dnl  GNU Lesser General Public License along with the GNU MP Library.  If not,
dnl  see https://www.gnu.org/licenses/.
d25 1
a25 1
C StrongARM	 -
a26 1
C Cortex-A7	 ?
@


1.1.1.1.8.1
log
@file mod_1_2.asm was added on branch tls-maxphys on 2014-08-19 23:59:49 +0000
@
text
@d1 144
@


1.1.1.1.8.2
log
@Rebase to HEAD as of a few days ago.
@
text
@a0 144
dnl  ARM mpn_mod_1s_2p

dnl  Contributed to the GNU project by Torbjorn Granlund.

dnl  Copyright 2012 Free Software Foundation, Inc.

dnl  This file is part of the GNU MP Library.

dnl  The GNU MP Library is free software; you can redistribute it and/or modify
dnl  it under the terms of the GNU Lesser General Public License as published
dnl  by the Free Software Foundation; either version 3 of the License, or (at
dnl  your option) any later version.

dnl  The GNU MP Library is distributed in the hope that it will be useful, but
dnl  WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
dnl  or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU Lesser General Public
dnl  License for more details.

dnl  You should have received a copy of the GNU Lesser General Public License
dnl  along with the GNU MP Library.  If not, see http://www.gnu.org/licenses/.

include(`../config.m4')

C	     cycles/limb
C StrongARM	 ?
C XScale	 ?
C Cortex-A8	 ?
C Cortex-A9	 4.25
C Cortex-A15	 3

define(`ap', `r0')
define(`n',  `r1')
define(`d',  `r2')
define(`cps',`r3')

ASM_START()
PROLOGUE(mpn_mod_1s_2p)
	push	{r4-r10}
	tst	n, #1
	add	r7, r3, #8
	ldmia	r7, {r7, r8, r12}	C load B1, B2, B3
	add	ap, ap, n, lsl #2	C put ap at operand end
	beq	L(evn)

L(odd):	subs	n, n, #1
	beq	L(1)
	ldmdb	ap!, {r4,r6,r9}
	mov	r10, #0
	umlal	r4, r10, r6, r7
	umlal	r4, r10, r9, r8
	b	L(com)

L(evn):	ldmdb	ap!, {r4,r10}
L(com):	subs	n, n, #2
	ble	L(end)
	ldmdb	ap!, {r5,r6}
	b	L(mid)

L(top):	mov	r9, #0
	umlal	r5, r9, r6, r7		C B1
	umlal	r5, r9, r4, r8		C B2
	ldmdb	ap!, {r4,r6}
	umlal	r5, r9, r10, r12	C B3
	ble	L(xit)
	mov	r10, #0
	umlal	r4, r10, r6, r7		C B1
	umlal	r4, r10, r5, r8		C B2
	ldmdb	ap!, {r5,r6}
	umlal	r4, r10, r9, r12	C B3
L(mid):	subs	n, n, #4
	bge	L(top)

	mov	r9, #0
	umlal	r5, r9, r6, r7		C B1
	umlal	r5, r9, r4, r8		C B2
	umlal	r5, r9, r10, r12	C B3
	mov	r4, r5

L(end):	movge	   r9, r10		C executed iff coming via xit
	ldr	r6, [r3, #4]		C cps[1] = cnt
	mov	r5, #0
	umlal	r4, r5, r9, r7
	mov	r7, r5, lsl r6
L(x):	rsb	r1, r6, #32
	orr	r8, r7, r4, lsr r1
	mov	r9, r4, lsl r6
	ldr	r5, [r3, #0]
	add	r0, r8, #1
	umull	r12, r1, r8, r5
	adds	r4, r12, r9
	adc	r1, r1, r0
	mul	r5, r2, r1
	sub	r9, r9, r5
	cmp	r9, r4
	addhi	r9, r9, r2
	cmp	r2, r9
	subls	r9, r9, r2
	mov	r0, r9, lsr r6
	pop	{r4-r10}
	bx	r14

L(xit):	mov	r10, #0
	umlal	r4, r10, r6, r7		C B1
	umlal	r4, r10, r5, r8		C B2
	umlal	r4, r10, r9, r12	C B3
	b	L(end)

L(1):	ldr	r6, [r3, #4]		C cps[1] = cnt
	ldr	r4, [ap, #-4]		C ap[0]
	mov	r7, #0
	b	L(x)
EPILOGUE()

PROLOGUE(mpn_mod_1s_2p_cps)
	push	{r4-r8, r14}
	clz	r4, r1
	mov	r5, r1, lsl r4		C b <<= cnt
	mov	r6, r0			C r6 = cps
	mov	r0, r5
	bl	mpn_invert_limb
	rsb	r3, r4, #32
	mov	r3, r0, lsr r3
	mov	r2, #1
	orr	r3, r3, r2, lsl r4
	rsb	r1, r5, #0
	mul	r2, r1, r3
	umull	r3, r12, r2, r0
	add	r12, r2, r12
	mvn	r12, r12
	mul	r1, r5, r12
	cmp	r1, r3
	addhi	r1, r1, r5
	umull	r12, r7, r1, r0
	add	r7, r1, r7
	mvn	r7, r7
	mul	r3, r5, r7
	cmp	r3, r12
	addhi	r3, r3, r5
	mov	r5, r2, lsr r4
	mov	r7, r1, lsr r4
	mov	r8, r3, lsr r4
	stmia	r6, {r0,r4,r5,r7,r8}	C fill cps
	pop	{r4-r8, pc}
EPILOGUE()
@


1.1.1.1.4.1
log
@file mod_1_2.asm was added on branch yamt-pagecache on 2014-05-22 14:09:00 +0000
@
text
@d1 144
@


1.1.1.1.4.2
log
@sync with head.

for a reference, the tree before this commit was tagged
as yamt-pagecache-tag8.

this commit was splitted into small chunks to avoid
a limitation of cvs.  ("Protocol error: too many arguments")
@
text
@a0 144
dnl  ARM mpn_mod_1s_2p

dnl  Contributed to the GNU project by Torbjorn Granlund.

dnl  Copyright 2012 Free Software Foundation, Inc.

dnl  This file is part of the GNU MP Library.

dnl  The GNU MP Library is free software; you can redistribute it and/or modify
dnl  it under the terms of the GNU Lesser General Public License as published
dnl  by the Free Software Foundation; either version 3 of the License, or (at
dnl  your option) any later version.

dnl  The GNU MP Library is distributed in the hope that it will be useful, but
dnl  WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
dnl  or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU Lesser General Public
dnl  License for more details.

dnl  You should have received a copy of the GNU Lesser General Public License
dnl  along with the GNU MP Library.  If not, see http://www.gnu.org/licenses/.

include(`../config.m4')

C	     cycles/limb
C StrongARM	 ?
C XScale	 ?
C Cortex-A8	 ?
C Cortex-A9	 4.25
C Cortex-A15	 3

define(`ap', `r0')
define(`n',  `r1')
define(`d',  `r2')
define(`cps',`r3')

ASM_START()
PROLOGUE(mpn_mod_1s_2p)
	push	{r4-r10}
	tst	n, #1
	add	r7, r3, #8
	ldmia	r7, {r7, r8, r12}	C load B1, B2, B3
	add	ap, ap, n, lsl #2	C put ap at operand end
	beq	L(evn)

L(odd):	subs	n, n, #1
	beq	L(1)
	ldmdb	ap!, {r4,r6,r9}
	mov	r10, #0
	umlal	r4, r10, r6, r7
	umlal	r4, r10, r9, r8
	b	L(com)

L(evn):	ldmdb	ap!, {r4,r10}
L(com):	subs	n, n, #2
	ble	L(end)
	ldmdb	ap!, {r5,r6}
	b	L(mid)

L(top):	mov	r9, #0
	umlal	r5, r9, r6, r7		C B1
	umlal	r5, r9, r4, r8		C B2
	ldmdb	ap!, {r4,r6}
	umlal	r5, r9, r10, r12	C B3
	ble	L(xit)
	mov	r10, #0
	umlal	r4, r10, r6, r7		C B1
	umlal	r4, r10, r5, r8		C B2
	ldmdb	ap!, {r5,r6}
	umlal	r4, r10, r9, r12	C B3
L(mid):	subs	n, n, #4
	bge	L(top)

	mov	r9, #0
	umlal	r5, r9, r6, r7		C B1
	umlal	r5, r9, r4, r8		C B2
	umlal	r5, r9, r10, r12	C B3
	mov	r4, r5

L(end):	movge	   r9, r10		C executed iff coming via xit
	ldr	r6, [r3, #4]		C cps[1] = cnt
	mov	r5, #0
	umlal	r4, r5, r9, r7
	mov	r7, r5, lsl r6
L(x):	rsb	r1, r6, #32
	orr	r8, r7, r4, lsr r1
	mov	r9, r4, lsl r6
	ldr	r5, [r3, #0]
	add	r0, r8, #1
	umull	r12, r1, r8, r5
	adds	r4, r12, r9
	adc	r1, r1, r0
	mul	r5, r2, r1
	sub	r9, r9, r5
	cmp	r9, r4
	addhi	r9, r9, r2
	cmp	r2, r9
	subls	r9, r9, r2
	mov	r0, r9, lsr r6
	pop	{r4-r10}
	bx	r14

L(xit):	mov	r10, #0
	umlal	r4, r10, r6, r7		C B1
	umlal	r4, r10, r5, r8		C B2
	umlal	r4, r10, r9, r12	C B3
	b	L(end)

L(1):	ldr	r6, [r3, #4]		C cps[1] = cnt
	ldr	r4, [ap, #-4]		C ap[0]
	mov	r7, #0
	b	L(x)
EPILOGUE()

PROLOGUE(mpn_mod_1s_2p_cps)
	push	{r4-r8, r14}
	clz	r4, r1
	mov	r5, r1, lsl r4		C b <<= cnt
	mov	r6, r0			C r6 = cps
	mov	r0, r5
	bl	mpn_invert_limb
	rsb	r3, r4, #32
	mov	r3, r0, lsr r3
	mov	r2, #1
	orr	r3, r3, r2, lsl r4
	rsb	r1, r5, #0
	mul	r2, r1, r3
	umull	r3, r12, r2, r0
	add	r12, r2, r12
	mvn	r12, r12
	mul	r1, r5, r12
	cmp	r1, r3
	addhi	r1, r1, r5
	umull	r12, r7, r1, r0
	add	r7, r1, r7
	mvn	r7, r7
	mul	r3, r5, r7
	cmp	r3, r12
	addhi	r3, r3, r5
	mov	r5, r2, lsr r4
	mov	r7, r1, lsr r4
	mov	r8, r3, lsr r4
	stmia	r6, {r0,r4,r5,r7,r8}	C fill cps
	pop	{r4-r8, pc}
EPILOGUE()
@


