head	1.2;
access;
symbols
	pkgsrc-2026Q1:1.2.0.26
	pkgsrc-2026Q1-base:1.2
	pkgsrc-2025Q4:1.2.0.24
	pkgsrc-2025Q4-base:1.2
	pkgsrc-2025Q3:1.2.0.22
	pkgsrc-2025Q3-base:1.2
	pkgsrc-2025Q2:1.2.0.20
	pkgsrc-2025Q2-base:1.2
	pkgsrc-2025Q1:1.2.0.18
	pkgsrc-2025Q1-base:1.2
	pkgsrc-2024Q4:1.2.0.16
	pkgsrc-2024Q4-base:1.2
	pkgsrc-2024Q3:1.2.0.14
	pkgsrc-2024Q3-base:1.2
	pkgsrc-2024Q2:1.2.0.12
	pkgsrc-2024Q2-base:1.2
	pkgsrc-2024Q1:1.2.0.10
	pkgsrc-2024Q1-base:1.2
	pkgsrc-2023Q4:1.2.0.8
	pkgsrc-2023Q4-base:1.2
	pkgsrc-2023Q3:1.2.0.6
	pkgsrc-2023Q3-base:1.2
	pkgsrc-2023Q2:1.2.0.4
	pkgsrc-2023Q2-base:1.2
	pkgsrc-2023Q1:1.2.0.2
	pkgsrc-2023Q1-base:1.2
	pkgsrc-2022Q4:1.1.0.6
	pkgsrc-2022Q4-base:1.1
	pkgsrc-2022Q3:1.1.0.4
	pkgsrc-2022Q3-base:1.1
	pkgsrc-2022Q2:1.1.0.2
	pkgsrc-2022Q2-base:1.1;
locks; strict;
comment	@# @;


1.2
date	2023.01.24.17.07.08;	author pho;	state Exp;
branches;
next	1.1;
commitid	ZLYSqsAOlpIYHOaE;

1.1
date	2022.05.10.09.47.37;	author jperkin;	state Exp;
branches;
next	;
commitid	JaV4Gs3pwXVjBuDD;


desc
@@


1.2
log
@devel/hs-terminal-size: Update to 0.3.3

0.3.3
* Fixed ioctl foreign import. (https://github.com/biegunka/terminal-size/pull/16)
* #alignment is a hsc2hs built-in since some unspecified GHC
   7.x. (https://github.com/biegunka/terminal-size/pull/12)
* Captured possible stty stderr output with a
  pipe. (https://github.com/biegunka/terminal-size/pull/13)
@
text
@$NetBSD: patch-src_System_Console_Terminal_Posix.hsc,v 1.1 2022/05/10 09:47:37 jperkin Exp $

Include termios for struct winsize.

--- src/System/Console/Terminal/Posix.hsc.orig	2022-03-20 20:28:25.000000000 +0000
+++ src/System/Console/Terminal/Posix.hsc
@@@@ -19,6 +19,7 @@@@ import Prelude hiding (catch)
 import System.Posix.Types (Fd(Fd))
 
 #include <sys/ioctl.h>
+#include <termios.h>
 #include <unistd.h>
 
 #if defined(__GLASGOW_HASKELL__) && (__GLASGOW_HASKELL__ < 800)
@


1.1
log
@hs-terminal-size: Include termios for struct winsize.
@
text
@d1 1
a1 1
$NetBSD$
d5 1
a5 1
--- src/System/Console/Terminal/Posix.hsc.orig	2015-11-01 15:07:49.000000000 +0000
d7 1
a7 1
@@@@ -18,6 +18,7 @@@@ import Prelude hiding (catch)
d14 1
a14 1
 
@