head 1.1; access; symbols pkgsrc-2023Q4:1.1.0.82 pkgsrc-2023Q4-base:1.1 pkgsrc-2023Q3:1.1.0.80 pkgsrc-2023Q3-base:1.1 pkgsrc-2023Q2:1.1.0.78 pkgsrc-2023Q2-base:1.1 pkgsrc-2023Q1:1.1.0.76 pkgsrc-2023Q1-base:1.1 pkgsrc-2022Q4:1.1.0.74 pkgsrc-2022Q4-base:1.1 pkgsrc-2022Q3:1.1.0.72 pkgsrc-2022Q3-base:1.1 pkgsrc-2022Q2:1.1.0.70 pkgsrc-2022Q2-base:1.1 pkgsrc-2022Q1:1.1.0.68 pkgsrc-2022Q1-base:1.1 pkgsrc-2021Q4:1.1.0.66 pkgsrc-2021Q4-base:1.1 pkgsrc-2021Q3:1.1.0.64 pkgsrc-2021Q3-base:1.1 pkgsrc-2021Q2:1.1.0.62 pkgsrc-2021Q2-base:1.1 pkgsrc-2021Q1:1.1.0.60 pkgsrc-2021Q1-base:1.1 pkgsrc-2020Q4:1.1.0.58 pkgsrc-2020Q4-base:1.1 pkgsrc-2020Q3:1.1.0.56 pkgsrc-2020Q3-base:1.1 pkgsrc-2020Q2:1.1.0.52 pkgsrc-2020Q2-base:1.1 pkgsrc-2020Q1:1.1.0.32 pkgsrc-2020Q1-base:1.1 pkgsrc-2019Q4:1.1.0.54 pkgsrc-2019Q4-base:1.1 pkgsrc-2019Q3:1.1.0.50 pkgsrc-2019Q3-base:1.1 pkgsrc-2019Q2:1.1.0.48 pkgsrc-2019Q2-base:1.1 pkgsrc-2019Q1:1.1.0.46 pkgsrc-2019Q1-base:1.1 pkgsrc-2018Q4:1.1.0.44 pkgsrc-2018Q4-base:1.1 pkgsrc-2018Q3:1.1.0.42 pkgsrc-2018Q3-base:1.1 pkgsrc-2018Q2:1.1.0.40 pkgsrc-2018Q2-base:1.1 pkgsrc-2018Q1:1.1.0.38 pkgsrc-2018Q1-base:1.1 pkgsrc-2017Q4:1.1.0.36 pkgsrc-2017Q4-base:1.1 pkgsrc-2017Q3:1.1.0.34 pkgsrc-2017Q3-base:1.1 pkgsrc-2017Q2:1.1.0.30 pkgsrc-2017Q2-base:1.1 pkgsrc-2017Q1:1.1.0.28 pkgsrc-2017Q1-base:1.1 pkgsrc-2016Q4:1.1.0.26 pkgsrc-2016Q4-base:1.1 pkgsrc-2016Q3:1.1.0.24 pkgsrc-2016Q3-base:1.1 pkgsrc-2016Q2:1.1.0.22 pkgsrc-2016Q2-base:1.1 pkgsrc-2016Q1:1.1.0.20 pkgsrc-2016Q1-base:1.1 pkgsrc-2015Q4:1.1.0.18 pkgsrc-2015Q4-base:1.1 pkgsrc-2015Q3:1.1.0.16 pkgsrc-2015Q3-base:1.1 pkgsrc-2015Q2:1.1.0.14 pkgsrc-2015Q2-base:1.1 pkgsrc-2015Q1:1.1.0.12 pkgsrc-2015Q1-base:1.1 pkgsrc-2014Q4:1.1.0.10 pkgsrc-2014Q4-base:1.1 pkgsrc-2014Q3:1.1.0.8 pkgsrc-2014Q3-base:1.1 pkgsrc-2014Q2:1.1.0.6 pkgsrc-2014Q2-base:1.1 pkgsrc-2014Q1:1.1.0.4 pkgsrc-2014Q1-base:1.1 pkgsrc-2013Q4:1.1.0.2 pkgsrc-2013Q4-base:1.1; locks; strict; comment @# @; 1.1 date 2013.10.12.08.39.02; author ryoon; state Exp; branches; next ; commitid TpvTMP3fx9VATY8x; desc @@ 1.1 log @Import cgen-20131001 as devel/cgen. CGEN (pronounced seejen) is a framework for developing generators of CPU-related tools such as assemblers, disassemblers and simulators. It specifies a description language for describing the architecture and organization of a CPU without reference to any particular application. Additional applications can be written within the framework. CGEN is written in Scheme and can be run under the GNU Guile interpreter. It is placed under a free software license. @ text @@@comment $NetBSD$ info/cgen.info info/cgenint.info share/cgen/cgen/AUTHORS share/cgen/cgen/COPYING.CGEN share/cgen/cgen/ChangeLog share/cgen/cgen/INSTALL share/cgen/cgen/Makefile.am share/cgen/cgen/Makefile.in share/cgen/cgen/NEWS share/cgen/cgen/README share/cgen/cgen/aclocal.m4 share/cgen/cgen/attr.scm share/cgen/cgen/cgen-doc.scm share/cgen/cgen/cgen-gas.scm share/cgen/cgen/cgen-intrinsics.scm share/cgen/cgen/cgen-opc.scm share/cgen/cgen/cgen-sid.scm share/cgen/cgen/cgen-sim.scm share/cgen/cgen/cgen-stest.scm share/cgen/cgen/cgen-testsuite.scm share/cgen/cgen/co-for-gen-all share/cgen/cgen/cos-pprint.scm share/cgen/cgen/cos.scm share/cgen/cgen/cpu/arm.cpu share/cgen/cgen/cpu/arm.sim share/cgen/cgen/cpu/arm7.cpu share/cgen/cgen/cpu/i960.cpu share/cgen/cgen/cpu/i960.opc share/cgen/cgen/cpu/ia32.cpu share/cgen/cgen/cpu/ia64.cpu share/cgen/cgen/cpu/m68k.cpu share/cgen/cgen/cpu/play.cpu share/cgen/cgen/cpu/play.opc share/cgen/cgen/cpu/powerpc.cpu share/cgen/cgen/cpu/sh-sid.cpu share/cgen/cgen/cpu/sh-sim.cpu share/cgen/cgen/cpu/sh.cpu share/cgen/cgen/cpu/sh.opc share/cgen/cgen/cpu/sh64-compact.cpu share/cgen/cgen/cpu/sh64-media.cpu share/cgen/cgen/cpu/simplify.inc share/cgen/cgen/cpu/sparc.cpu share/cgen/cgen/cpu/sparc.opc share/cgen/cgen/cpu/sparc32.cpu share/cgen/cgen/cpu/sparc64.cpu share/cgen/cgen/cpu/sparccom.cpu share/cgen/cgen/cpu/sparcfpu.cpu share/cgen/cgen/cpu/thumb.cpu share/cgen/cgen/decode.scm share/cgen/cgen/desc-cpu.scm share/cgen/cgen/desc.scm share/cgen/cgen/dev-utils.scm share/cgen/cgen/dev.scm share/cgen/cgen/doc/Makefile.am share/cgen/cgen/doc/Makefile.in share/cgen/cgen/doc/app.texi share/cgen/cgen/doc/cgen.info share/cgen/cgen/doc/cgen.texi share/cgen/cgen/doc/cgenint.info share/cgen/cgen/doc/cgenint.texi share/cgen/cgen/doc/credits.texi share/cgen/cgen/doc/glossary.texi share/cgen/cgen/doc/intro.texi share/cgen/cgen/doc/mdate-sh share/cgen/cgen/doc/notes.texi share/cgen/cgen/doc/opcodes.texi share/cgen/cgen/doc/pmacros.texi share/cgen/cgen/doc/porting.texi share/cgen/cgen/doc/rtl.texi share/cgen/cgen/doc/running.texi share/cgen/cgen/doc/sim.texi share/cgen/cgen/doc/stamp-vti share/cgen/cgen/doc/version.texi share/cgen/cgen/enum.scm share/cgen/cgen/gas-test.scm share/cgen/cgen/gen-all share/cgen/cgen/gen-all-desc share/cgen/cgen/gen-all-doc share/cgen/cgen/gen-all-intrinsics share/cgen/cgen/gen-all-opcodes share/cgen/cgen/gen-all-sid share/cgen/cgen/gen-all-sim share/cgen/cgen/guile.scm share/cgen/cgen/hardware.scm share/cgen/cgen/html.scm share/cgen/cgen/ifield.scm share/cgen/cgen/iformat.scm share/cgen/cgen/insn.scm share/cgen/cgen/intrinsics.scm share/cgen/cgen/mach.scm share/cgen/cgen/minsn.scm share/cgen/cgen/mode.scm share/cgen/cgen/model.scm share/cgen/cgen/opc-asmdis.scm share/cgen/cgen/opc-ibld.scm share/cgen/cgen/opc-itab.scm share/cgen/cgen/opc-opinst.scm share/cgen/cgen/opcodes.scm share/cgen/cgen/operand.scm share/cgen/cgen/pgmr-tools.scm share/cgen/cgen/pmacros.scm share/cgen/cgen/pprint.scm share/cgen/cgen/profile.scm share/cgen/cgen/read.scm share/cgen/cgen/rtl-c.scm share/cgen/cgen/rtl-traverse.scm share/cgen/cgen/rtl-xform.scm share/cgen/cgen/rtl.scm share/cgen/cgen/rtx-funcs.scm share/cgen/cgen/sem-frags.scm share/cgen/cgen/semantics.scm share/cgen/cgen/sid-cpu.scm share/cgen/cgen/sid-decode.scm share/cgen/cgen/sid-model.scm share/cgen/cgen/sid.scm share/cgen/cgen/sim-arch.scm share/cgen/cgen/sim-cpu.scm share/cgen/cgen/sim-decode.scm share/cgen/cgen/sim-model.scm share/cgen/cgen/sim-test.scm share/cgen/cgen/sim.scm share/cgen/cgen/slib/genwrite.scm share/cgen/cgen/slib/logical.scm share/cgen/cgen/slib/pp.scm share/cgen/cgen/slib/random.scm share/cgen/cgen/slib/sort.scm share/cgen/cgen/stamp-h.in share/cgen/cgen/testsuite.scm share/cgen/cgen/testsuite/Makefile.am share/cgen/cgen/testsuite/Makefile.in share/cgen/cgen/testsuite/location-1.test share/cgen/cgen/testsuite/names-comments-1.test share/cgen/cgen/testsuite/pmacros-1.test share/cgen/cgen/testsuite/run-tests.sh share/cgen/cgen/testsuite/test-utils.sh share/cgen/cgen/testsuite/test-utils.sh.in share/cgen/cgen/testsuite/testsuite.cpu share/cgen/cgen/types.scm share/cgen/cgen/utils-cgen.scm share/cgen/cgen/utils-gen.scm share/cgen/cgen/utils-sim.scm share/cgen/cgen/utils.scm share/cgen/cpu/ChangeLog share/cgen/cpu/cris.cpu share/cgen/cpu/epiphany.cpu share/cgen/cpu/epiphany.opc share/cgen/cpu/fr30.cpu share/cgen/cpu/fr30.opc share/cgen/cpu/frv.cpu share/cgen/cpu/frv.opc share/cgen/cpu/ip2k.cpu share/cgen/cpu/ip2k.opc share/cgen/cpu/iq10.cpu share/cgen/cpu/iq2000.cpu share/cgen/cpu/iq2000.opc share/cgen/cpu/iq2000m.cpu share/cgen/cpu/lm32.cpu share/cgen/cpu/lm32.opc share/cgen/cpu/m32c.cpu share/cgen/cpu/m32c.opc share/cgen/cpu/m32r.cpu share/cgen/cpu/m32r.opc share/cgen/cpu/mep-avc.cpu share/cgen/cpu/mep-avc2.cpu share/cgen/cpu/mep-c5.cpu share/cgen/cpu/mep-core.cpu share/cgen/cpu/mep-default.cpu share/cgen/cpu/mep-ext-cop.cpu share/cgen/cpu/mep-fmax.cpu share/cgen/cpu/mep-h1.cpu share/cgen/cpu/mep-ivc2.cpu share/cgen/cpu/mep-rhcop.cpu share/cgen/cpu/mep-sample-ucidsp.cpu share/cgen/cpu/mep.cpu share/cgen/cpu/mep.opc share/cgen/cpu/mt.cpu share/cgen/cpu/mt.opc share/cgen/cpu/openrisc.cpu share/cgen/cpu/openrisc.opc share/cgen/cpu/sh.cpu share/cgen/cpu/sh.opc share/cgen/cpu/sh64-compact.cpu share/cgen/cpu/sh64-media.cpu share/cgen/cpu/simplify.inc share/cgen/cpu/xc16x.cpu share/cgen/cpu/xc16x.opc share/cgen/cpu/xstormy16.cpu share/cgen/cpu/xstormy16.opc @